

A

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages 2

UC542 U.S. PTO  
09/473305

12/28/99

UC542 U.S. PTO  
09/473305

See MPEP chapter 600 concerning utility patent application contents.

- 1 -

7. ☐ Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)  
a. ☐ Computer Readable Copy  
b. ☐ Paper Copy (identical to computer copy)  
c. ☐ Statement verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

8. ☐ Assignment Papers (cover sheet & documents(s))  
9. ☐ a. 37 CFR 3.73(b) Statement (where there is an assignee)  
☐ b. Power of Attorney  
10. ☐ English Translation Document (if applicable)  
11. ☐ a. Information Disclosure Statement (IDS)/PTO-1449  
☐ b. Copies of IDS Citations  
12. ☐ Preliminary Amendment  
13. ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)  
14. ☐ a. Small Entity Statement(s)  
☐ b. Statement filed in prior application, Status still proper and desired  
15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)  
16. ☐ Other: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

17. **If a CONTINUING APPLICATION**, check appropriate box and supply the requisite information:  
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)  
of prior application No: \_\_\_\_\_

**18. Correspondence Address**

\_\_\_\_ Customer Number or Bar Code Label \_\_\_\_\_  
(Insert Customer No. or Attach Bar Code Label here)  
or

☒ Correspondence Address Below

NAME Robert G. Winkle  
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard  
Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (503) 696-8080 FAX (503) 684-3245

12/01/97

- 2 -

PTO/SB/05 (12/97)  
Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Express Mail No. EL41497044805

APPLICATION FOR UNITED STATES PATENT

FOR

**DIRECT BGA ATTACHMENT WITHOUT SOLDER REFLOW**

Inventors:

Kristopher Frutschy  
Charles A. Gealer  
Carlos A. Gonzalez

Prepared by:  
Robert G. Winkle, Esq.  
Reg. No. 37,474  
Intel Legal Team

# **DIRECT BGA ATTACHMENT WITHOUT SOLDER REFLOW**

## **BACKGROUND OF THE INVENTION**

5        Field of the Invention: The present invention relates to apparatus and processes for packaging microelectronic device. In particular, the present invention relates to a packaging technology that utilizes compression for achieving a BGA surface mount-type electrical connection between a microelectronic device and a carrier substrate.

10        State of the Art: A variety of techniques are known in the art for attaching microelectronic devices (such as microprocessors, circuit components, and the like) to carrier substrates (such as motherboards, expansion cards, and the like). These techniques may include direct surface mounting of the microelectronic device to the carrier substrate and socket mounting of the microelectronic device. Socket mounting may comprise a socket mounted on the carrier substrate wherein the microelectronic  
15        device is attached to the socket by pins protruding from the microelectronic device, or wherein the microelectronic device is pressed into the socket to achieve electrical continuity between a plurality of lands on the microelectronic device and a plurality of terminals on the socket. However, in low profile applications, such as laptop computers, the height of the attachment of the microelectronic device must be  
20        minimized. Thus, sockets are usually not utilized because the socket adds an unacceptable amount of height to the assembly. Thus, for low profile applications, direct surface mounting is generally used.

FIG. 5 illustrates an exemplary surface mounted land grid array 200 comprising a microelectronic device package 208 including a microelectronic device 202 attached to

and in electrical contact with a first surface 206 of an interposer substrate 204. The attachment and electrical contact may be achieved through a plurality of small solder balls 212 extending between contacts 214 on the microelectronic device 202 and contacts 216 on the interposer substrate first surface 206. An underfill material 218  
5 may be disposed between the microelectronic device 202 and the interposer substrate 204 to prevent contamination. Further, a thermal interface (shown as heat slug 222) for dissipation of heat generated by the microelectronic device 202 during operation may be attached thereto. The interposer substrate first surface contacts 216 are in discrete electrical contact with contacts 224 on a second surface 226 of the interposer substrate  
10 204 through a plurality of conductive traces (not shown) extending through the interposer substrate 204.

The electrical contact of the microelectronic package 208 to a carrier substrate (such as a motherboard) 232 is achieved with a plurality of solder balls 234 which extend discretely between the interposer substrate second surface contacts 224 and  
15 contacts 236 on a first surface 238 of the carrier substrate 232. The solder balls 234 are reflowed (i.e., melted) which attaches the interposer substrate 204 to the carrier substrate 232. This form of electrical attachment is called a ball grid array ("BGA") attachment. The carrier substrate 232 includes conductive traces therein and/or thereon (not shown) which form electrical pathways to connection the first surface contacts 236  
20 with external components (not shown).

The microelectronic device 202 and the interposer substrate 204 may be supported by a support structure 242. The support structure 242 includes a frame 244, a

backing plate 246, a thermal plate 248, and a plurality of retention devices (shown as bolts 252 and nuts 254). The backing plate 246 is placed adjacent a second surface 256 of the carrier substrate 232. The frame 244 is placed adjacent to the carrier substrate first surface 238 and at least partially surrounds the microelectronic package 208. The thermal plate 248 abuts the heat slug 222 and extends over the frame 244. The bolts 252 extend through the backing plate 246, the frame 244, and the thermal plate 248, and are retained by nuts 254 threaded thereon. The frame 244 not only acts to support the assembly, but also acts as a stop to prevent overtightening of the retention devices, which could damage the microelectronic device. The thermal plate 248 is generally thermally conductive to assist the heat slug 222 in removing heat generated by the operation of microelectronic device 202.

Although the surface mounted land grid array 200 shown in FIG. 4 achieves a low profile, the attachment of the microelectronic device package 208 to the carrier substrate 232 by reflowing of the solder balls 234 makes it difficult to remove the microelectronic device package 208 after attachment. This, in turn, makes it difficult to replace a defective microelectronic device (resulting in high rework costs) and makes it difficult for an end user or retailer to upgrade the microelectronic device.

Therefore, it would be advantageous to develop new apparatus and techniques to provide a low profile microelectronic device attachment which allows for easy removal of the microelectronic device.

## SUMMARY OF THE INVENTION

The present invention relates to a packaging technology that achieves a BGA surface mount-type electrical connection between a first substrate and a second substrate by pressure on the BGA solder balls rather than by the reflow thereof. An embodiment of the present invention includes a microelectronic component assembly comprising a first substrate having at least one contact and a second substrate having at least one contact. At least one solder ball extends between the first substrate contact and the second substrate contact, wherein the solder ball is attached to the first substrate contact. A compression mechanism imparts pressure between the first substrate and the second substrate.

## BRIEF DESCRIPTION OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:

FIG. 1 is a side cross-sectional view of an embodiment of a microelectronic device assembly, according to the present invention;

FIGs. 2a-2g are side cross-sectional views of alternate embodiments of contact configurations, according to the present invention;

FIG. 3 is a side cross-sectional view of another embodiment of a microelectronic device assembly, according to the present invention;

FIG. 4 is a flow chart illustrating a process for forming a microelectronic device assembly, according to the present invention; and

FIG. 5 is a cross-sectional view of a microelectronic device assembly, as known in the art.

5

#### DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENT

Although FIGs. 1, 2a-2g, and 3 illustrate various views of the present invention, these figures are not meant to portray microelectronic assemblies in precise detail.

10 Rather, these figures illustrate microelectronic assemblies in a manner to more clearly convey the concepts of the present invention. Additionally, elements common between the figures retain the same numeric designation. Further, it is noted that the term “substrate”, as used in the present application, includes but is not limited to carrier substrates, interposer substrates, microelectronic devices (semiconductor chips and the like), and combinations of interposer substrates and microelectronic devices.

15 This present invention provides a surface mount-type microelectronic component assembly which does not physically attach the microelectronic component to its carrier substrate. Electrical contact is achieved between the microelectronic component and the carrier with solder balls attached to either the microelectronic component or the carrier substrate. A force is exerted on the assembly to achieve sufficient electrical contact  
20 between the microelectronic component and the carrier substrate. Thus, the present invention has advantages of a surface mounted assembly (low mounted height and low inductance due to a short electrical path between microelectronic component and carrier



substrate), while also having the advantages of a socket-type assembly (easy removal and/or replacement of the microelectronic component).

FIG. 1 illustrates a microelectronic component assembly 100 according to one embodiment of the present invention. The microelectronic component assembly 100 includes a microelectronic device package 108 comprising a microelectronic device 102 attached to and in electrical contact with a first surface 106 of an interposer substrate 104. The attachment and electrical contact is achieved through a plurality of small solder balls 112 extending between contacts 114 on the microelectronic device 102 and contacts 116 on the interposer substrate first surface 106. It is, of course, understood that the microelectronic device 102 could be electrically attached to the interposer substrate 104 with a variety of techniques, including but not limited to conductive epoxy interconnects, lead finger connections, TAB connection, wire bonds, etc. An underfill material 118 may be disposed between the microelectronic device 102 and the interposer substrate 104 to prevent contamination. Further, a thermal interface (shown as heat slug 122) for dissipation of heat generated by the microelectronic device 102 during operation may be attached thereto. The interposer substrate first surface contacts 116 are in discrete electrical contact with contacts 124 on a second surface 126 of the interposer substrate 104 through a plurality of conductive traces (not shown) extending through the interposer substrate 104.

The electrical contact of the microelectronic package 108 with a carrier substrate (such as a motherboard) 132 is achieved with a plurality of solder balls 134, which are formed (reflow) on the interposer substrate second surface contacts 124. The solder

balls 134 extend discretely between the interposer substrate second surface contacts 124 and contacts 136 on a first surface 138 of the carrier substrate 132. The solder balls 134 are not physically attached to the carrier substrate contacts 136. Rather, the solder balls 134 make electrical contact by being pressed onto the carrier substrate contacts 136 by a support structure 142. The support structure 142 also holds the microelectronic device 102 and the interposer substrate 104 in place. The solder balls 134 and the carrier substrate contacts 136 may be formed from any applicable conductive material and may include, but is not limited to lead, tin, indium, gallium, bismuth, cadmium, zinc, copper, gold, silver, antimony, germanium, and alloys thereof.

As contact resistance is a factor in the present invention, it is preferred that the solder balls 134 and the carrier substrate contacts be made of gold or plated with gold. With regard to the solder balls 134, at least a portion of the solder ball 134 which will contact the carrier substrate contacts 136 is preferably plated with gold. Of course, the gold plating must be sufficiently thick so that the gold does not completely diffuse into the solder ball 134 or into the carrier substrate contact 136 during the lifetime of the microelectronic component assembly 100.

The support structure 142 includes a frame 144, a backing plate 146, a thermal plate 148, and a plurality of retention devices (shown as bolts 152 and nuts 154). The backing plate 146 is placed adjacent a second surface 156 of the carrier substrate 132.

The frame 144 is placed adjacent to the carrier substrate first surface 138 and at least partially surrounds the microelectronic device package 108. The frame 144 is preferably designed to reside close to the interposer substrate 104 (i.e., minimum

clearance between the frame 144 and the interposer substrate 104). The minimum clearance allows the frame 144 to align the solder balls 134 with their respective carrier substrate contacts 136. Furthermore, the frame 144 will act as a stop to prevent overtightening of the support structure 142.

5           The thermal plate 148 abuts the heat slug 122 and extends over the frame 144. The bolts 152 extend through the backing plate 146, the frame 144, and the thermal plate 148, and are retained by nuts 154 threaded thereon. The thermal plate 148, the frame 144, and backing plate 146 are preferably made of substantially rigid material, such as metal (e.g., aluminum), so that each are rigid enough not to flex or deform  
10          under pressure (approximately 22.68 kgf (50 lbf) or greater), as discussed below.

          The thermal plate 148 is preferably thermally conductive to assist the heat slug 122 in removing heat generated by the operation of microelectronic device 102. It is, of course, understood that the heat slug 122 may not be necessary, as the thermal plate 148 may directly abut the microelectronic device 102 to dissipate the heat generated  
15          therefrom.

          The support structure 142 further includes a resilient spacer 158 disposed between the interposer substrate first surface 106 and the thermal plate 148. The resilient spacer 158 is used to more evenly distribute pressure imposed by the support structure 142 across the interposer substrate 104. The resilient spacer 158 may be made of any  
20          appropriate resilient material, including but not limited to rubber, foam, elastomer, polymer materials, and the like. The support structure 142 is, thus, a compression mechanism for imparting pressure between the interposer substrate 104 and the carrier

substrate 132. The pressure imposed on the resilient spacer 158 and the thermal interface is regulated by tightening or loosening the nuts 154 on the bolts 152, subject to a height of the frame 144 and the resilience of the resilient spacer 158. The pressure imposed on the resilient spacer 158 and the thermal interface presses the solder balls 134 against the carrier substrate contacts 136, which allows the solder balls 134 to achieve sufficient electrical contact with the carrier substrate contacts 136 without having to reflow the solder balls 134.

The carrier substrate contacts 136 may have a variety of configurations. FIGs. 2a-2e are enlargements of inset 2 of FIG. 1 and illustrate a few of such configurations. As shown in FIG. 2a, carrier substrate contacts 136a may be substantially planar, wherein the solder ball 134 is pressed against a first surface 162 of the planar carrier substrate contact 136a.

Although, the use of a substantially planar carrier substrate contacts 136a, as shown in FIG. 2a, is typical in current carrier substrate designs, a planar carrier substrate contact 136a may not achieve a sufficient electrical contact with the solder ball 134 due to the low surface area of contact therebetween (i.e., the contact resistance is too high). Furthermore, since most ball grid arrays do not have perfectly matched solder ball sizes (i.e., the solder balls are not coplanar across their contact surfaces), smaller solder balls in the grid array are less likely to achieve a sufficient electrical contact. FIGs. 2b-2e illustrate various configurations for the carrier substrate contact which will increase the contact surface area between the solder balls and the carrier

substrate contacts and/or reduce the effects of non-coplanarity, thereby lowering the contact resistance.

As shown in FIG. 2b, a carrier substrate contact 136b may be a narrow recess, wherein the solder ball 134 is pressed against and deformed to contact upper planar surfaces 164 and sidewalls 166 of the narrow recess carrier substrate contact 136b. Such a configuration provides a higher surface area contact of the solder ball 134 to the narrow recess carrier substrate contact 136b than the planar carrier substrate contact 136a of FIG. 2a. Furthermore, this design allows taller/larger solder balls in a non-coplanar array to be compressed farther into the narrow recess carrier substrate contact 136b which allows shorter/smaller solder balls to achieve sufficient electrical contact.

As FIGs. 2c illustrates, wide recess carrier substrate contacts 136c may be fabricated to have substantially vertical sidewalls 166 and having a width 168 which is substantially the same or only slightly smaller than a diameter 172 of the solder balls 134. This contact design allows the solder ball 134 to slide into the wide recess carrier substrate contact 136c. It is preferred the solder ball 134 and/or the sidewalls 166 be deformable to allow the solder ball 134 to easily slide into the wide recess carrier substrate contact 136c. Such a configuration provides a high surface area contact between the solder ball 134 to the sidewalls 166. Furthermore, this design also allows taller/larger solder balls in a non-coplanar array to be extend farther into the wide recess carrier substrate contact 136c which allows shorter/smaller solder balls to achieve sufficient electrical contact.

As shown in FIG. 2d, carrier substrate contacts 136d may be substantially cup-shaped (i.e., semispherical), wherein the solder ball 134 is pressed against a curved surface 178 of the carrier substrate contact 136d residing within a semispherical recess 177 formed in the carrier substrate 132. The curved surface 178 is preferably  
5 configured to have a radius that substantially matches the radius of the solder ball 134 (both radii illustrated as element 176). Such a configuration provides high surface area contact of the solder ball 134 with the cup-shaped carrier substrate contact 136d.

However, the configuration in FIG. 2d does not compensate for non-coplanarity of the solder balls 134. Thus, FIG. 2e illustrates an embodiment wherein the semispherical  
10 recess 177 is formed in the substrate 104 with a carrier substrate contact 136e extending over the semispherical recess 177 to form a void. Thus, the solder 134 and the carrier substrate contact 136e flex into the semispherical recess 177 when pressure is imparted thereon, which compensates for the non-coplanarity of the solder balls 134. FIG. 2f illustrates another embodiment wherein a resilient material layer 179 is disposed  
15 between the semispherical recess 177 and the carrier substrate contact 136f, wherein the resilient material layer 179 will flex to compensate for the non-coplanarity of the solder balls 134.

It is, of course, understood that the contact configuration can be reversed. For example, as shown in FIG. 2g, the solder balls 134 may be formed (reflowed) on the  
20 contact 136g of the carrier substrate 132, wherein the solder balls 134 are pressed into the interposer substrate second surface contacts 124. It is believed the forming the solder balls 134g on the carrier substrate 132 will result in a higher coplanarity (i.e., even

solder ball height) the forming the solder balls on the interposer substrate 104. Of course, the interposer substrate second surface contacts 124 may also have a variety of configurations, such as illustrated for the carrier substrate contacts 136a-136f (FIGs. 2a-2f, respectively).

5           It is also understood that the configurations are not limited to the configurations illustrated in FIGs. 2a-2g, but may have any acceptable configuration that can be devised by one skilled in the art.

          It is, of course, understood that the present invention is not limited to attachment of an interposer substrate to a carrier substrate. The present invention may also be  
10       utilized to directly attach a microelectronic device (also broadly defined as a “substrate”) to a carrier substrate. FIG. 3 illustrates such a microelectronic component assembly 180 wherein the microelectronic device 102 is attached to and in electrical contact with the contacts 136 on the first surface 138 of the carrier substrate 132. The attachment and electrical contact is achieved through a plurality of solder balls 134  
15       formed (reflowed) on the microelectronic device contacts 114 which physically contact the carrier substrate contacts 136. A thermal interface (shown as heat slug 122) for dissipation of heat generated by the microelectronic device 102 during operation may be attached to the microelectronic device 102. As with the embodiment illustrated in FIG. 1, the support structure 142 provides the pressure for achieving the electrical  
20       contact between the microelectronic device 102 and the carrier substrate 132. However, the resilient spacer 158, as shown in FIG. 1, is not required as the support structure 142 will inherently distribute the pressure substantially evenly across the

microelectronic device 102. It is, of course, understood that either the microelectronic device contacts 114 or the carrier substrate contacts 136 may have a variety of configurations, such as illustrated in FIGs. 2a-2g.

5 A bench test was run in which an organic land grid array having 615 gold coated solder balls (30 mils in diameter with about 10 microinches of gold plating) was pressed against a test board which had corresponding gold coated planar contacts (about 10 microinches of gold plating). An electrical continuity across the solder ball- to planar contact junctions of about 57% was achieved at about 37, 52, and 67 gramf/solder ball nominal applied force. Of course, the bench test was not optimized.

10 Rather the bench test was run for concept validation only. However, it is believed that an optimized configuration would achieve a solder ball-to-contact resistance below 20 mOhms with an applied force of about 35 gramf/solder ball or greater.

FIG. 4 is a flowchart of a method 180 of fabricating a microelectronic device assembly of the present invention. As described in box 182, the frame is placed on the first surface of the carrier substrate and the backing plate is place on the second surface

15 of the carrier substrate. As described in box 184, bolts are inserted through the backing plate, the carrier substrate and the frame. A substrate (such as a microelectronic device or a microelectronic device attached to an interposer substrate) is then inserted into the frame, as described in box 186, wherein the frame guides the substrate into alignment.

20 This alignment positions the contacts of the substrate to match the location of the contacts on the carrier substrate. Thus, solder balls formed on the substrate contacts come into discrete physical contact with the carrier substrate contracts, or solder balls



formed on the carrier substrate contacts come into discrete physical contact with the substrate contacts.

As described in box 188, a thermal interface is then place on the microelectronic device. Optionally, when the substrate is a microelectronic device attached to an interposer substrate, a resilient spacer is place on the interposer substrate, as described in box 190. A thermal plate is installed on top of the thermal interface and the resilient spacer (if one is used), such that the thermal plate can be retained by the bolts, as described in box 192. As described in box 194, nuts are attached to the bolts and tightened to exert a force on the thermal interface and resilient spacer (if one is used). This force is translated through the assembly to press the solder balls into electrical contact, as previously discussed.

Having thus described in detail embodiments of the present invention, it is understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.

## CLAIMS

What is claimed is:

1           1.       A microelectronic component assembly, comprising:  
2           a first substrate having at least one contact;  
3           a second substrate having at least one contact;  
4           at least one solder ball extending between said at least one first substrate contact  
5           and said at least one second substrate contact, wherein said at least one solder ball is  
6           attached to said at least one first substrate contact; and  
7           a compression mechanism for imparting pressure between said first substrate and  
8           said second substrate.

1           2.       The microelectronic component assembly of claim 1, wherein said first  
2           substrate comprises a microelectronic device package.

1           3.       The microelectronic component assembly of claim 1, wherein said first  
2           substrate comprises a carrier substrate.

1           4.       The microelectronic component assembly of claim 1, wherein said first  
2           substrate comprises a microelectronic device.

1           5.       The microelectronic component assembly of claim 1, wherein said at least  
2   one second substrate contact comprises a recess defined by at least one sidewall  
3   extending into said second substrate.

1           6.       The microelectronic component assembly of claim 5, wherein said at least  
2   one recessed second substrate contact includes a width which is substantially the same as  
3   a diameter of said solder ball.

1           7.       The microelectronic component assembly of claim 5, wherein said at least  
2   one recessed second substrate contact has a semispherical surface which is substantially  
3   the same radius as a radius of said solder ball.

1           8.       A method of fabricating a microelectronic component assembly,  
2   comprising:  
3       providing a first substrate having at least one contact;  
4       providing a second substrate having at least one contact;  
5       attaching at least one solder ball on said at least one first substrate contact;  
6       aligning said at least one solder ball with said at least one second substrate  
7   contact; and  
8       imparting pressure between said first substrate and said second substrate.

1           9.       The method of claim 8, wherein providing said first substrate comprises  
2       providing a microelectronic device package.

1           10.      The method of claim 8, wherein providing said first substrate comprises  
2       providing a carrier substrate.

1           11.      The method of claim 8, wherein providing said first substrate comprises  
2       providing a microelectronic device.

1           12.      A microelectronic component assembly, comprising:  
2               a first substrate having a first surface and a second surface, wherein said first  
3       substrate first surface includes at least one contact;  
4               a second substrate having a first surface and a second surface; wherein said  
5       second substrate first surface includes at least one contact;  
6               at least one solder ball extending between said at least one first substrate first  
7       surface contact and said at least one second substrate first surface contact, wherein said at  
8       least one solder ball is attached to one of said at least one first substrate first surface  
9       contact and said at least one second substrate first surface contact; and  
10            a support structure for imparting pressure between said first substrate and said  
11       second substrate.

1           13.    The microelectronic component assembly of claim 12, wherein said  
2   support structure comprises:  
3           a frame surrounding a portion of said first substrate,  
4           a backing plate abutting said second substrate second surface;  
5           a thermal plate extending over said frame and adjacent said first substrate second  
6   surface; and  
7           a plurality of retention devices extending through said backing plate, said frame,  
8   and said thermal plate.

1           14.    The microelectronic component assembly of claim 13, wherein said  
2   plurality of retention device comprise a plurality of bolts having at least one nut retaining  
3   each of said plurality of bolts.

1           15.    The microelectronic component assembly of claim 12, wherein said first  
2   substrate comprises a microelectronic device package including a microelectronic device  
3   attached to and in electrical contact with a first surface of an interposer substrate, and  
4   wherein said at least first substrate first surface contact comprises at least one contact on  
5   a second surface of said interposer substrate.

1           16.    The microelectronic component assembly of claim 15, wherein said  
2   support frame comprises  
3           a frame surrounding a portion of said first substrate,

4 a backing plate abutting said second substrate second surface;  
5 a thermal plate extending over said frame and adjacent said first substrate second  
6 surface;  
7 a plurality of retention devices extending through said backing plate, said frame;  
8 and the thermal plate; and  
9 a resilient spacer extending between said thermal plate and said interposer  
10 substrate.

1 17. A method of fabricating a microelectronic component assembly,  
2 comprising:  
3 providing a first substrate having a first surface and a second surface, wherein  
4 said first substrate first surface includes at least one contact;  
5 providing a second substrate having a first surface and a second surface; wherein  
6 said second substrate first surface includes at least one contact;  
7 attaching at least one solder ball to one of said at least one first substrate first  
8 surface contact and said at least one second substrate first surface contact  
9 aligning said at least one first substrate first surface contact with said at least one  
10 second substrate first surface contact; and  
11 imparting pressure between said first substrate and said second substrate with a  
12 support structure.

1           18.     A method of fabricating a microelectronic component assembly,  
2     comprising:  
3           providing a substrate having at least one contact on a first surface;  
4           disposing a frame on a first surface of a carrier substrate, wherein said carrier  
5     substrate first includes at least one contact;  
6           disposing a backing plate on a second surface of said carrier substrate;  
7           inserting a retention device through said backing plate, said carrier substrate, and  
8     said frame;  
9           attaching at least one solder ball to one of said at least one contact on said carrier  
10    substrate first surface contact and said at least one substrate first surface;  
11           inserting a substrate into said frame, wherein said at least one substrate first  
12    surface contact are aligned with said at least one carrier substrate first surface contact;  
13           aligning said at least one first substrate first surface contact with said at least one  
14    second substrate first surface contact;  
15           placing a thermal plate is placed over said frame to be retained by said retention  
16    device; and  
17           adjusting said retention device to imparting pressure between said substrate and  
18    said carrier substrate.

1           19.     The method of claim 18, wherein inserting said retention device comprises  
2     inserting at least one bolt and wherein adjusting said retention device comprises adjusting  
3     at least one nut on said at least one bolt.

1           20.    The method of claim 18, wherein providing said substrate comprises  
2    providing a microelectronic device package including a microelectronic device attached  
3    to and in electrical contact with a first surface of an interposer substrate, and wherein  
4    said at least one substrate first surface contact comprises at least one contact on a  
5    second surface of said interposer substrate.

1           21.    The method of claim 20, further including disposing a thermal interface  
2    between a back surface of said microelectronic device and said thermal plate.

1           22.    The method of claim 20, further including disposing a resilient spacer  
2    between said interposer substrate and said thermal plate.

1           23.    A substrate contact for forming a non-reflow electrical contact with a  
2    solder ball, comprising:  
3           a recess define in a substrate by at least one surface extending into said substrate;  
4    and  
5           a conductive material layered in said recess.

1           24.    The substrate contact of claim 23, wherein said surface comprises at least  
2    one substantially vertical sidewall.



1           25.    The substrate contact of claim 24, further including a width of said recess,  
2   including said layered conductive material, which is substantially the same as a diameter  
3   of said solder ball.

1           25.    The substrate contact of claim 23, wherein said at least one surface  
2   extending into said substrate comprises a semispherical recess, wherein an upper surface  
3   of said conductive material has substantially the same radius as a radius of said solder  
4   ball.

1           26.    The substrate contact of claim 25, further including a resilient material  
2   disposed between said substrate and said conductive material layer.

1           27.    A substrate contact for forming a non-reflow electrical contact with a  
2   solder ball, comprising:  
3           a recess define in a substrate by at least one surface extending into said substrate;  
4   and  
5           a conductive material layered over said recess forming a void in said recess.

### ABSTRACT OF DISCLOSURE

A surface mount-type microelectronic component assembly which does not physically attach the microelectronic component to its carrier substrate. Electrical contact is achieved between the microelectronic component and the carrier with solder balls attached to either the microelectronic component or the carrier substrate. A force is exerted on the assembly to achieve sufficient electrical contact between the microelectronic component and the carrier substrate.

FIG. 1




FIG. 2a




FIG. 2b




FIG. 2c




FIG. 2d





FIG. 2e



600007 500E2490



FIG. 2f




FIG. 2g







FIG. 3



**FIG. 4**



**FIG. 5**  
Prior Art



**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION**  
**(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**DIRECT BGA ATTACHMENT WITHOUT SOLDER REFLOW**

the specification of which

XX is attached hereto.  
\_\_\_\_\_ was filed on \_\_\_\_\_ as  
United States Application Number \_\_\_\_\_  
or PCT International Application Number \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>			<u>Priority Claimed</u>	
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

_____ Application Number	_____ Filing Date
_____ Application Number	_____ Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned
_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Robert G. Winkle, Intel Corporation, BLAKELY, SOKOLOFF, TAYLOR &  
(Name of Attorney or Agent)  
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct  
telephone calls to Robert G. Winkle, Intel Corporation, (503) 696-8080.  
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Kristopher Frutschy

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Phoenix, Arizona Citizenship USA  
(City, State) (Country)

Post Office Address 2515 East Rockledge Road, Phoenix, Arizona 85048

Full Name of Joint/Second Inventor Charles A. Gealer

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Phoenix, Arizona Citizenship USA  
(City, State) (Country)

Post Office Address 2119 E. Taxidea Way, Phoenix, Arizona 85048

Full Name of Joint/Third Inventor Carlos A. Gonzalez

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Phoenix, Arizona Citizenship USA  
(City, State) (Country)

Post Office Address 13820 S. 44<sup>th</sup> Street, #1347, Phoenix, Arizona 85044



## APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. P44,587; Thomas M. Coester, Reg. No. 39,637; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Lisa A. Norris, Reg. No. P44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Kimberley G. Nobles, Reg. No. 38,255; Daniel E. Ovanezian, Reg. No. 41,236; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. P45,241; Steven D. Yates, Reg. No. 42,242; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; Paramita Ghosh, Reg. No. 42,806; and Sang Hui Kim, Reg. No. 40,450; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256, Peter Lam, Reg. No. P44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.